Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors Kenneth
نویسندگان
چکیده
The memory bandwidth demands of modern microprocessors require the use of a multi-ported cache to achieve peak performance. However, multi-ported caches are costly to implement. In this paper we propose techniques for improving the bandwidth of a single cache port by using additional buffering in the processor, and by taking maximum advantage of a wider cache port. We evaluate these techniques using realistic applications that include the operating system. Our techniques using a single-ported cache achieve 91% of the performance of a dual-ported cache.
منابع مشابه
High Performance Cache Architectures to Support Dynamic Superscalar Microprocessors
Simple cache structures are not sufficient to provide the memory bandwidth needed by a dynamic superscalar computer, so more sophisticated memory hierarchies such as non-blocking and pipelined caches are required. To provide direction for the designers of modern high performance microprocessors, we investigate the performance tradeoffs of the combinations of cache size, blocking and non-blockin...
متن کاملA survey of new research directions in microprocessors
Current microprocessors utilise the instruction-level parallelism by a deep processor pipeline and the superscalar instruction issue technique. VLSI technology offers several solutions for aggressive exploitation of the instruction-level parallelism in future generations of microprocessors. Technological advances will replace the gate delay by on-chip wire delay as the main obstacle to increase...
متن کاملCache designs for energy efficiency
Cuches usually consume a significant amount of energy in modern microprocessors (e.g. superpipelined or superscalar processors). In this paper; we examine contemporary cuche design techniques and provide an analytical model for estimating cache energy consumption. We also present several novel techniques for designing an energy efjiciency cache, which include block buffering, cache subbanking, ...
متن کاملComparing Multiported Cache Schemes
The performance of the data memory hierarchy is extremely important in current and near future high performance superscalar microprocessors. To address the memory gap, computer designers implement caches to reduce the high memory latencies that are observed in the processor. Due to the ever increasing instruction window sizes and issue widths in new microprocessor designs, designers will need t...
متن کاملPerformance Impact of the L2 Contention on Out-of-order Execution Superscalar Processors
For many y ears, the performance of microprocessors has depended on the miss ratio of L1 caches. The whole processor would stall on a cache miss. The contribution of a cache miss to the execution time was exactly the miss penalty. Limiting the miss ratio on L1 caches has been a major issue for the last ten years. Studies showed that, for current cache sizes, 32 or 64-byte cache blocks was a goo...
متن کامل